

EASYLOGIX.DE

#### CAD/CAM for electronics



#### DFM/DRC

- > Solder Paste
- > Solder Mask
- > Signal
- > Drill
- > Component
- Component Pins

#### Schindler & Schill GmbH

Bruderwöhrdstr. 15b 93055 Regensburg Deutschland

Tel: Email: Web: +49 941 604 889 719 info@easyLogix.de www.easyLogix.de

# **Design for Manufacturing**





# **Design for Manufacturing**





# **Design for Manufacturing**





#### **DFM – Data Formats**

	Start View Selection Developer F	abrication Analysis Extras Held	odbjob F	CB-Investigator www.pcb-inve	estigator.com	- 6		
DFM	Favorites Recent Browse Import Import	Com Select Select in Net Par Mouse Tools	Home Contour Selection Default Zoom	List X Clear Selection Previous Selection Selection	Messure Scomponent Manager GOptions Info Layer Open in Explorer Net List Calculate Area Extras	lors Customize Inits * Ribbon Setting		
Data Formats	Format 2D	Import	Export					
	ODB++	Yes	Yes					
Workflow	IPC-2581	Yes	Yes					
WOLKHOW	GenCAD 1.4	Yes	Yes					
	EAGLE "ULP"	Yes	No					
Preparations	Gerber274x	Yes	Yes					
	Excellon	Yes	No					
Results	Sieb&Meyer	Yes	No			00000 00000		
	DXF	Yes	Yes					
<ul> <li>Copper</li> </ul>	PDF	Yes	Yes	Format 3D	Import	Export		
		O TALE TO DATA		VRML	Yes	Yes		
Mask	200		98	Obj	Yes	Yes		
			000000	X3D	Yes	Yes		
	A A A A A A A A A A A A A A A A A A A	" The second sec	00000	XAML	Yes	Yes		

Yes

IDF 2.0/3.0

Yes



#### **DFM – Workflow**





#### Is data preparation necessary? In case your ECAD System Library does not add the proper attributes to the design, it is possible to add the missing attributes with a small script to prepare your PCB-Data. Information / Preconditions $\times$ **Preparations** Preconditions for using the DRC Bare Board Analysis of PCBI: - All signal layers must be positive - The stack-up definition must be correct (e.g. type and order of layers) - The 'Oversize' on the solder mask layers must already be generated - All soldered copper pads must have the '.smd' attribute - All testpoint copper pads must have the '.test point' attribute - All unplated drills must have the attribute '.drill=non\_plated' - All drilled copper pads must have the attribute '.pad\_usage=via' - All lines defining a text should have the attribute '.nomenclature' - For the Open/Short Check, a netlist must be available in the data set OK















DFM	Is data prepa	ration neces	sary?		
Data Formats	The created ruvalues and cha	ile sets can e aracteristics c	asily be of a certa	compar ain rule	ed to find all different check set.
Workflow		Compare Rule Sets Multilayer-Standard 🎽 Multilayer-H	ghEnd 🔪 🍓 🞑 🗎	1	- 🗆 X
		Rule	Multilayer-Standard	Multilayer-HighEnd	Description
		Outer Signal Rules			
Dronarations		Minimum Space	125 µm	100 µm	Minimum spacing between copper areas of same or different nets on outer layers
Freparations		Minimum Trace	125 µm	100 µm	Minimum copper trace width on outer layers
		Minimum Angle	45 °	45 °	Minimum angle in copper areas on outer layers
	All different values	Mask Clearance for SMD Pads	75 µm	50 µm	Minimum needed solder mask clearance arround SMD pads (.smd Attribute)
		Mask Clearance for Testpoint Pads	75 µm	50 µm	Minimum needed solder mask clearance arround test point pads (.test_point Attribute)
	between two	Inner Signal Rules			
Doculto	colocted rule cote	Minimum Space	125 µm	100 µm	Minimum spacing between copper areas of same or different nets on inner layers
Results	selected rule sets	Minimum Trace	125 µm	100 µm	Minimum copper trace width on inner layers
	are highlighted	Minimum Angle	45 °	45 °	Minimum angle in copper areas on inner layers
	are mynngneed	Solder Mask Rules	1		
		Distance to Copper	/5 μm	50 µm	Minimum distance from the solder mask opening to surrounding copper
Conner		Minimum Space	70 µm	70 µm	Minimum spacing between solder mask clearances (=smallest solder resist fillet)
Cobbei		Minimum Irace	70 µm	/0 µm	Minimum width of solder mask clearances
		Minimum Angle	45	45	Minimum angle in solder mask clearances
		Mask Clearance for PTHs	75.um	50 um	Minimum poorled colder mask clearance for plated through bolog
		Mask Clearance for PTH-Pads	75 µm	50 µm	Minimum needed solder mask clearance for plated through hole conner nads
Mask		Accent masks smaller as PTH-Pad	0n	on	If active mask clearances which are smaller than the PTH-Pad are not renorted
		Appular Ring on Outer Lavers	150 um	100 um	Minimum appular ring for the drill on outer signal layers
		Appular Ring on Inner Lavers	150 µm	100 µm	Minimum annular ring for the drill on inper signal layers
		Accept missing Pads on Inner Lavers	on	on	If active, missing copper pads on inper signal layers will not be reported
6.11		Distance to Copper	275 um	275 um	Minimum distance to surrounding copper on inner layers, if missing pads are accepted
Drills		Minimum Diameter	250 um	200 um	Minimim diameter of plated through holes
		Minimum Drill Distance	300 um	300 um	Minimum Distance to any other Drill
		NPTH Rules			
		Mask Clearance for NPTHs	225 µm	200 µm	Minimum needed solder mask clearance for unplated through holes
		Distance to Copper on Outer Lavers	300 µm	300 µm	Minimum distance to surrounding copper on outer signal layers
Components		Distance to Copper on Inner Layers	300 µm	300 µm	Minimum distance to surrounding copper on inner signal layers
		r			



#### **PCB Stack-Up Management**

Data Formats

Workflow

Preparations

Results

Copper

Mask

Drills

Components

Layer .position .type (Component, Solder\_Mask,Signal,Drill,Rout) .thickness

The stack-up definition can be done in the ECAD system or with PCB-Investigator. A library is used to share stack-ups. The Stack-Up can be imported / exported as XML, ODB++ and IPC2581



		COMP_+_TOP					Component	
		SPT					Solderpaste	0.00 µm
		SMT		UV-FLEX-HF	Ÿ		Soldermask	15.00 µm
	1	SIGT	_	Copper;18	×		Signal	18.00 + 25.00 µm
Copper;18			18.00 µ	n	6	50 x	510 mm	)0 µm
Copper;35			35.00 μ	n	6	50 x	510 mm	
Copper; 70			70.00 µ	n	6	50 x	510 mm	) µm
Copper; 140			400.00	µm um	6	X UC:	510 mm 620 mm	)0 µm
								> <sub>D µm</sub>
Cancel							ОК	00 μm
	4	SIG4		Copper;35	Ŷ		Signal	35.00 µm
		PREPREG_4		1080 [FZ 97]	ý		Dielectric	102.00 µm
	5	SIG5		Copper;35	Ÿ		Signal	35.00 µm
		PREPREG_5		1080 [FZ 97]	Ŷ		Dielectric	102.00 µm
	6	SIGB		Copper;18	Ÿ		Signal	18.00 + 25.00 µm
		SMB		UV-FLEX-HF	Ŷ		Soldermask	15.00 µm
		SPB					Solderpaste	0.00 µm
		DRILL	_				Drill	



DFM	DRC violations ha	ave a stron	g iı	np	ac	t c	on th	e qua	ality	and price
Data Formats	Running the DRC	helps to find	l vic	ola	tio	าร	and t	o cate	egor	ize the design.
Workflow		😎 Desian Rule Check (Step: p	ocb)							
Preparations		Rule File: Standard				~	Rule F	ile Manager		?
		Layer	Space	μm)	Trace (	µm)	Туре	Used Trace	Foil	Progress
Results	Before the DPC is		60	E.	60 145	-	Mask Top	102	10	
	started a pre-check		145	•	145	•	Signal Inner	152 µm	35 um	
Conner	reports the copper foil	LYR 1	145	÷	145	÷	Signal Inner	152 µm	35 µm	
coppei	and smallest line used	✓ _	145	÷	145	÷	Signal Inner	<u>152 µm</u>	35μm	
	for each layer	GND	145	÷	145	-	Signal Inner	<u>152 µm</u>	35 µm	
■ Mask		🗹 воттом	145	÷	145	-	Signal Bot	<u>101 µm</u>	18 µm	
		SMB	60	-	60	-	Mask Bot			
<ul> <li>Drills</li> </ul>										
<ul> <li>Components</li> </ul>		Scan for Opens/Shorts								Start



#### **DFM – Results**





# **DFM – Copper Signal Check**





#### **DFM – Solder Mask Check**





## **DFM – Drill Check**





### **DFM – Component Check**

DFM	Spacing between com	ponents to	test manufac	cturing	constr	aint	;s
Data Formats	Set-up the rules to find	AOI, Pick &	Place and Test	Point is	sues		
Workflow		V Distance Check Com	nponents		_		×
Preparations		File Options Help Filters Last Results Filter () Packages	SMR0402A	200 µm			^
Results	Depending on the Component design in the	<ul> <li>CMP Heights</li> <li>None</li> <li>✓ Include Pins</li> </ul>	SMR0603           SMY_FC255           SMY2414_2P	200 μm 200 μm 200 μm			
<ul> <li>Copper</li> </ul>	library, the values have to be adjusted.	Analyse	<ul> <li>✓ SOI8_50IN_213X210</li> <li>✓ SOT23</li> <li>✓ SOT23 58</li> </ul>	200 μm 200 μm			
<ul> <li>Mask</li> </ul>	Component Body		<ul> <li>✓ SOT23B</li> <li>✓ SOT363</li> </ul>	200 μm 200 μm 200 μm			
<ul><li>Drills</li><li>Components</li></ul>	¢308		<ul> <li>✓ SPOKE_N156_CNR_PKG_2</li> <li>✓ SSOP16_65MM</li> <li>✓ SSOP48_20_2514</li> </ul>	200 μm 200 μm			
Componento				200 µm			~



### **DFM – Component Check**

DFM	Tombstone effect during sol connection	dering, cause	ed by d	ifferent p	oin
Data Formats	All 2 Pin components are chec	ked for their s	ignal co	nnection	
Workflow		Land Tombstone Analysis File Options Help			- 0 X
Preparations		Geometries Geben Sie Text hier ein	Count	Size Ceben Sie T Y	
Results	Possible hazard areas are small components with two pins. In cases where the difference from one pin connection to the other is too big, the	SMC0402A SMC0402A SMC0201 SMC0603 SMC0603	233 158 8 16 2	1016 x 1905 x 0, 1016 x 1905 x 0, 1132 x 1132 x 0, 1651 x 3175 x 0, 1905 x 1108 x 0,	26 <mark>4</mark> 6
<ul> <li>Copper</li> </ul>	component might be tipped upright during the soldering process.	SMC0805P SMC0805 SMF0805	1 22 1	1905 x 4445 x 1, 1905 x 4445 x 1, 2794 x 1270 x 1,	6 2 <mark>92</mark> 4
<ul> <li>Mask</li> </ul>		SMR0603 SMC1210_110T SMLED0603	1 1 5	3175 x 1651 x 0, 3175 x 6223 x 2, 4064 x 1803 x 0,	
<ul> <li>Drills</li> </ul>		102276-001     SW2RPB     SMY_FC255     SMY2414_2P	5842 x 3505 x 1 6045 x 3886 x 2 6156 x 2845 x 0	Check current	
Components		SMF2414_2F	1 3	8661 x 3810 x 2, 9652 x 7493 x 2,	step!



### **DFM – Component Check**

DFM	Stencil optimiza	ition to red	luce p	ad lif	ting ı	regar	ding	IPC	7525	
Data Formats	DRC for SMT sole	dering using	a ster	ncil						
Workflow										
Preparations	IPC Guidelines show how to define solder paste pads to ensure high quality during	Get Paste Size Ratio File Help Ratio Help Layer Ratio	Aspect Ratio	Area	Area Walls	X Y	Width	Height	Stencil Thickness	• ×
Results	the process. To find Pads with a larger wall adhesive	Geben Sie Te         Y         Geben Sie T           spb         0,64            spb         0,64            spb         0,64            spb         0,64            spb         0,64            spb         0,64	Geben Sie Text           2,75           2,18           2,75           2,75           2,75           2,75           2,75           2,75           2,75           2,18           2,75           2,18           2,75	♀         Geben Si           0,03         0,03           0,03         0,03           0,03         0,03           0,03         0,03	Geben Sie         Sie           0,04         0,04           0,04         0,04           0,04         0,04           0,04         0,04	Geb         Geb           26.45         -106           26.45         -106           26.45         -106           26.49         -106           26.53         -106		Geben 5 0.18 0.21 0.18 0.18 0.18 0.21	<ul> <li>Geben Sie Text h</li> <li>0.070</li> <li>0.070</li> <li>0.070</li> <li>0.070</li> <li>0.070</li> <li>0.070</li> <li>0.070</li> <li>0.070</li> </ul>	er
<ul> <li>Copper</li> </ul>	surface, all Pads are calculated regarding the tested stencil	spb         0.72           spb         0.72           spt         0.74           spt         0.74           spt         0.74	3,31 3,31 4,17 4,17 4,17	0,04 0,04 0,04 0,04 0,04 0,04	0.05 0.05 0.05 0.05 0.05 0.05 0.05	81.64 -104 81.64 -104 -6.87 -98.0 14.47 -111 15.23 -105	72         0,23           72         0,23           71         0,23           01         0,29           98         0,29           ,24         0,29	0.23 0.23 0.15 0.15 0.15	0,070 0,070 0,070 0,070 0,070 0,070	
<ul> <li>Mask</li> </ul>	thickness.	sor 0.74 < Stencil thickness: 70 μm	141/			16 89106	85 0.29	0 15		
Drills		Mark lines with ratio < 0.66			Calculate			csv	Export	Close
<ul> <li>Components</li> </ul>										



#### **Software Portfolio**

PCB-Investigator www.pcb-investigator.com

Native Board Import (3D Interface to CATIA, SiemensNX, SolidWorks, SolidEdge) <u>www.sts-development.biz</u>

GerberLogix www.GerberLogix.com

Online Gerber Viewer www.Gerber-Viewer.com

Software Development, CAD Converter, data connection <u>www.easyLogix.de</u>

Get in touch, <u>info@easylogix.de</u> Guenther Schindler Tel. +49 941 604 889 719

